

**Appln No. Not Assigned**  
**Amdt date March 10, 2004**

**Amendments to the Claims:**

This listing of claims will replace all prior versions, and listings, of claims in the application:

**Listing of Claims:**

Claims 1 - 27 (Cancelled)

28. (New) A method for implementing a phase-locked loop comprising:

connecting a detector differentially to a transconductance cell, the detector having a first differential input port responsive to a differential input signal and a second differential input port responsive to a differential feedback signal;

connecting the transconductance cell differentially to a signal filter;

connecting the signal filter differentially to a voltage controlled oscillator;

connecting the voltage controlled oscillator differentially to the second differential input port of the differential detector through a differential divider; and

implementing the phase-locked loop using current-controlled CMOS logic.

29. (New) The method of implementing a phase-locked loop of claim 28, wherein the detector is a differential phase-frequency detector.

**Appln No. Not Assigned**  
**Amdt date March 10, 2004**

30. (New) The method of implementing a phase-locked loop of claim 28, wherein the signal filter is a differential lowpass filter.

31. (New) The method of implementing a phase-locked loop of claim 28, wherein the detector includes:

a first resetable flip-flop configured to receive the differential input signal;

a second resetable flip-flop configured to receive the differential feedback signal ;

an AND logic function configured to receive differential outputs from the first resetable flip-flop and the second resetable flip-flop; and

one or more buffers configured to receive output from said AND logic function and to provide a reset signal to reset the first resetable flip-flop and the second resetable flip-flop.